949 660 1801;

12/23/03 12:55PM; Jetfax #503; Page 7/20

Sent by:

Docket No.: 94100419(EP)USC1X1C1D8 PDDD

Serial No.: 09/776,641

PATENT Art Unit 2154

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

 (CURRENTLY AMENDED) A pipeline system for decoding [[a]] data streams of data having portions encoded according to different standards comprising:

a sequence of pipeline stages, at least one of the pipeline stages being reconfigurable to operate according to the different standards;

the at least one of the pipeline stages including processing circuitry with an active state which is entered when the data received by the at least one of the pipeline stages has a predetermined activation pattern, the predetermined activation pattern corresponding to one of the different standards;

the at least one of the pipeline stages including a state machine having a current state and a previous state; and

wherein the at least one of the pipeline stages is activated upon recognition of the predetermined activation pattern only upon a predetermined transition from the previous state to the current state.

2. (ORIGINAL) The pipeline system of claim 1, wherein the processing circuitry has an inactive state, in which the at least one of the pipeline stages passes

Docket No.: 94100419(EP)USC1X1C1D8 PDDD

Serial No.: 09/776,641

PATENT Art Unit 2154

data to a following pipeline stage without processing.

- 3. (ORIGINAL) The pipeline system of claim 1, wherein the sequence of pipeline stages includes at least one spatial decoder stage.
- 4. (ORIGINAL) The pipeline system of claim 1, wherein the sequence of pipeline stages includes at least one temporal decoder stage.
- 5. (ORIGINAL) The pipeline system of claim 1, wherein the at least one of the pipeline stages is a spatial decoder stage.
- 6. (ORIGINAL) The pipeline system of claim 1, wherein the at least one of the pipeline stages is a temporal decoder stage.